[26] K. P. Parker, "Adaptive random test generation," in Design Auto. m&on md F&t-Tolerunt Computing, vol. I, no. I, pp. 62-83, Oct. 1916 [9] may generate few devices, they have been unable to characterize the devices in detail at the same time. The deficiency of the previous theories is mainly due to emphasizing circuits rather than devices. Others [9], [lo] have shown to be still not general enough 'when applied to practical design situations. More recently, another realization theory [l l] which has generated several integrated voltagecontrolled negative differential resistance devices through simple feedback connection around a MOSFET is shown to be more advantageous than those mentioned above, although it has been applied to one basic active device and one feedback connection type only.
In this paper, a general realization theory which is based upon a new feedback-transfer model (FTM) and is constructed both from mathematical and structural view points, is presented in Section II. The characteristics, realization procedures, and devices based on the developed theory are given in Section III, where the primary properties of the generated devices are tabulated and discussed. In Section IV, the integrated structure and properties of the tabulated devices are compared and discussed. Moreover, a specific application example based on the developed theory is calculated in detail in this section. In the last section conclusion and discussion are given.
II FEEDBACK-TRANSFER MODEL OF FET
There are two biasing modes for the FET. For a nongain mode such as common gate (CG), the biasing mode is of constant current drive. For gain modes such as common source (CS) and common drain (CD), the biasing mode is of constant voltage drive with zero input current. We consider here only gain modes.
The general st&ture of voltage-controlled negative differential resistance devices is a constant voltage drive fieldeffect basic device feedback-connected by a properly chosen feedback device. Since output current is not a multivalue function of output voltage in either N-or A-type [2] negative resistance, only voltage-series and voltage-shunt feedback connections are possible to generate it. Under short-circuit consideration and feedback device input or output terminal transformation defined as the interchange of position and bias between two input terminals or output terminals which will transform one operating mode into another (e.g., CS into CD), some redundant connections can be eliminated and only two in voltage-shunt feedback and four in voltage-series feedback are left, as shown in Figs. 1 and 2 , respectively, where both three terminal basic and feedback devices are represented by two-port block diagrams. In these figures two voltage-shunt connections are called class IAR and class IBR, while four voltage-series Since input current I,,, of the basic device must exist in class IIC and class IID, these two kinds of connections are not suitable for gain mode field-effect basic devices. Further inspecting class I connections, it is shown that for gain mode field-effect basic devices, input resistance R, must be used, as shown in Fig. 1 . All the constraints mentioned above, together with terminal voltage and current constraints obtained from structures shown in Figs. 1 and 2, are listed in Table I .
Refering to the feedback connection structures of the integrated negative differential resistance devices shown in Figs. 1 and 2, we choose two adequate terminal variables from the four in each of the integrated device, its feedback device and voltage driven basic device. In terms of the chosen variables, the other two can be expressed to appropriately describe the characteristics of the integrated device or its constituent devices. For class I connections with Z,, =O, the characteristics may be expressed by 1, =z;(v,, v,) (2) I,, =LPoh' 6,) (3) vo/ = Y&or, YJ> (4) 'I/ = 4, ( 10, 3 VlJ 1.
For class II, those of the basic device and feedback device are changed to
IO, ='oJ(Y+ 5,) (7) 4, =4,(Y+ VI,). 
From this point of view we construct mathematically the sufficient and necessary condition for a feedback device to generate a negative differential resistance device. For, a voltage drive class IAR, the input circuit has the following relation:
where V, is constant. To be more general we still consider R, being dependent on V,,( r/;,), &(V,), I,, and V,. But X Vof, I,,, and Vr are also related as indicated in (lo), so we may write R, =wL 6,' v,,).
By making use of partial derivative theory and equations from (l)- (5) and (1 l . (13) Substituting (13) into (12) 
The general guide-line in the above calculations is to express negative resistance in (9) in terms of the characteristics of the basic and the feedback devices, rather than the composite characteristics of the integrated device. Thus the conditions derived may serve as a design rule. for the integrated negative differential resistance devices. Further simplications of these conditions will be performed in Section III.
Both the structural feedback connections shown in Figs. 1 and 2, and. the mathematical conditions in (14)-(17) form the essential model of our general realization theory. Since this model concerns mainly with feedback and transfer characteristics, we refer it as FTM.
III. CHARACTERISTICS AND REALIZATION TECHNIQUES
A. Characteristics of Basic Active Devices
Two kinds of characteristics for the associated basic active devices are required in the FTM of the FET. One is the terminal voltage polarities and current directions in all three operating configurations of both complementary conduction carrier types of the basic active devices. These are needed to satisfy the constraints listed in Table I . The other is the forward transfer, reverse transfer, input, and output characteristics. These are needed in the mathematical conditions of the FTM. As a first step these two kinds of characteristics must be provided for the generation of negative differential resistance devices.
By investigating and comparing all the partial derivatives contained in the conditions of the FTM, it is found that only ten different kinds of characteristics for both basic and feedback devices are required. They are selected from:
forward transfer characteristics reverse transfer characteristics input characteristics (~~~,.~~,~~~,,,~~~,") and output characteristics Moreover, the characteristics of R,, aR,/W& and aR,/aVO,, are needed in a voltage drive class I. The desired ten kinds of characteristics may be calculated from dc characteristics of the device, while aR,/aV,, and aR,/aVO, may be determined as long as R, is realized.
B. Realization Procedures and Generaied Devices
The general realization procedures which use the derived prior theory to generate negative resistance devices are:
(1) Using the characteristics in the specified type of basic device and feedback device, simplify the general conditions in the FTM.
(2) Subjecting to the simplified condition and corresponding constraints of terminal voltages and currents, choose suitable feedback devices for one basic device to form the integrated device.
(3) Using the equivalent circuit of the device, design the integrated structure as compactly as possible.
(4) Using the device physics or terminal characteristics, characterize the dc characteristics of the integrated voltage-controlled negative differential resistance device, such as negative resistance, peak voltage, valley voltage, etc.
B-l. Class ZAR Device: First consider a CS n-channel EMOSFET in the saturation region, we have aZ,,/aV& >O, aZ,,,/aV,, =O. For a feedback device with Zi, =0 and suitable R, with aR,/aVof > 0, the condition of (14) may be simplified to be W, VI-K, aR, av, ay,<T-I av,, azo,
with negative differential resistance R, being
Two special features corresponding to aR,/aV,, =0 and aV,/ay, =0 in (18) are considered. The former leads to the generation of A-MOSFET [6], [7] or its similarities [5] , [ 111, while the latter generates some new devices. All are shown in the first six rows of Table II . The combination of. these two features also leads to the new device shown in the seventh row of Table. II. The negative resistance types of these devices may be determined from (19). In A-type For all the FET-like devices generated and tabulated in Table II -IV, their biasing modes are the constant-voltage modes. However, some devices which may conduct even without bias are denoted by the no-bias mode. The number which generates the device in the eighth row of Table II .
In Table II we also list those of CD n-channel EMOS-FET, while in Table III we list those of JFET and DMOSFET. The duals of these integrated devices are not indicated.
B-2. Class ZBR Device: Using the relations aZ,,/aZ,, N -1 and aR,/aV$ ~0, the condition of (15) is simplified. From the simplified condition it can be seen that no devices exist. B-3. Class ZZA Device: For a CS n-EMOSFET in the saturation region, we have aV,,/ll& + -co, aZ,,/L3V,, =O. The simplified condition is
The generated devices are shown in Table IV . Also listed are those of CS n-channel DMOSFET and JFET. In case. of Z,,=O in (21), we have aZ,,/a~,tO' whenever the saturation region of FET is reached. This in turn hints that it is impossible to have flat saturation region shown in the of operating terminals in these special devices may be three or two as indicated in the tables. If the major conduction carrier in each constituent device of the generated devices is electron (or hole), the generated device is denoted as the same carrier type; otherwise, the complementary type is denoted in the tables. Since the linear region of a CG-EMOSFET and the saturation region of a CB-BJT are not normally used in the conventional circuit applications, we denote them using an extra word "abnormal" as listed in Table II .
Although the compactness in the integrated structure realized from the equivalent circuit of the generated device is dependent upon many factors such as fabrication technology, layout rule, etc., one of the determining guide-lines is to find the connection points that may be merged into the common IC regions. Such a connection point is defined as the merged point (MP) and is indicated by a small circle, as shown in the tables. For the generated devices with the same type of the constituent devices, more MP's in general may have smaller-chip size. If the two gate regions of an integrated structure in a JFET can not be merged together in a MP, the number of such a MP is counted to be 0.5 and is denoted by a semicircle. Note that if the source and the substrate electrodes of the constituent FET's in a negative resistance device are not at the same poten-tial, the substrate bias or back-gate bias effect must be considered. Moreover, some constituent devices must be isolated in the integrated structure of a generated device, then extra area must be paid for such isolations. Both the substrate bias and the isolation are also listed in the tables.
In the case of applying these generated devices to digital IC's, three important factors, namely, the density performance and compatibility with the well-developed fabrication technology, should be considered to determine their advantages. Due to the negligible valley current for the A-type negative resistance and the promising high-speed operation for the same type of conduction carrier (electron), only five devices listed in Table II and two devices listed in Table III are further compared. If we exclude the devices involving isolation and the devices involving the fabrication of JFET or p-DMOSFET which.
is not yet welldeveloped in digital It's, only two published devices listed in the first two rows of Table II and two new devices listed in the ninth row of Table II and the third row of Table III are considered to be advantageous.
In order to demonstrate the capability of our general realization theory, the Lambda MOSFET [ 1 l] in the first row of Table II is characterized directly by using the developed theory.
Under the gradual channel approximation with negligible channel-length modulation effect, the current equation for a CS n-EMOSFET are vi, -v,, +g(K, v,,,13'2-(~~,p) ,'2)) (saturation region) (23) where
If the substrate-bias effect in the load EMOSFET which is always operated in the saturation region, is considered, R, in (11) may be written as
Consider only the case that the basic device is operated in the saturation region. The feedback device may be operated in the saturation region when the output voltage V, is small and in the linear region as V. is large. For the feedback device in the saturation region, we have and which can be calculated from (23). Further using (24), the differential negative resistance R, may be calculated from (19) and expressed as
where g'( K, Vo,) is the first-order derivative of g(K, VO,) with respect to Vo,. The voltage VO, may be expressed in terms of V. and V, using the relation V, =I,R, + VO,, and is written as -~K ([vo-vF,+g(K,Vo) 
(26) Using (25) and (26) region, the negative resistance R, is
Using the relation
(+) I} Vo, may be solved in terms of V, and V,. Thus the negative resistance R, as well as the output current 1, of the Lambda MOSFET may be obtained with the similar procedures cited above. The valley point is determined by using which is the second condition of R; ' = 0. The valley voltage V,, is obtained by first solving IQ = V,,) from ar,, ,.__ =o dvib 1 v,,,, and then substituting yb into (28) to obtain V,. The calculated V, is then substituted into the expression I,( Vo, VI) to obtain the valley current I,, for a given V,. Since RN' =O for V, > V,, the negative resistance is of A-type. 'The integrated structure of the Lambda MOSFET had been realized and fabricated by using the conventional Al-gate technology. Based upon the developed theory, the simulation of the Lambda MOSFET is made for the output characteristic and. iscompared to the experimental data, as shown in Fig. 3 , where the electron surface m&i&+&-assumed to be 500 cm*/V. s and the dimensions and parameters of the fabricated device are listed in Table V . It is clearly seen that the general agreements between the experimental data and the theoretical computations are obtained, which substantiate the exactness of the theory. Similar procedures can be done for other devices.
V. CONCLUSION AND DISCUSSION
In this paper we have presented a new general realization theory of FET-like voltage-controlled negative differential resistance devices in an unified manner. Using the developed theory and technique, many negative differential resistance devices either. new or published are generated. Some primary properties of the generated devices are exactly predicted and partly confirmed by the published literatures; moreover, their integrated circuit capabilities are initially investigated through counting the number of merged points on the basis of the existing IC planar technology. In order to demonstrate the capability of the proposed model, the Lambda MOSFET using three enhancement-mode n-MOSFET's is analyzed and modeled in detail. Good agreements between the experimental data of the fabricated device and the computer simulation are obtained. Hence, it is not difficult to perform a thorough search for all the FET-like devices using the proposed realization techniques.
Since the feedback circuits are realizable from the FTM, once a basic circuit is chosen, the generation of more complex negative differential resistance circuits may be easily extended. Thus the capability of the proposed model is great. As regard to other applications of the developed model and simulation technique, we will present elsewhere.
